

FIG. 1




FIG. 2







FIG. 3






	502	
504A	Mask Bit	Block Bytes
504B	0	0-7
504C	1	8-15
504D	2	16-23
504E	3	24-31
504F	4	32-39
504G	5	40-47
504H	6	48-55
	7	56-63

FIG. 5








FIG. 8




FIG. 9

1000

Iteration 1002	Enable[7:0] 1004	Mask[7:0] 1006	gates 802H-802A 1008	gates 802H-802A gates 804G-804A 1008	signal[2:0] 830 1012
0	1111111	01101000	01101000	00001000	011
	11110000	01101000	01100000	00100000	101
2	11000000	01101000	01000000	01000000	110

FIG. 10